## <u>Lesson Plan for the Session Summer-2023</u> (4th SEMESTER CSE)

DISCIPLINE: Computer	SEMESTER: 4TH	NAME OF THE TEACHING FACULTY:
Science & Engineering		MR PRAMOD KUMAR SWAIN
SUBJECT:	NO. OF DAYS/PER	SEMESTER DURATION: 14/02/2023
Operating System	WEEK CLASS ALLOTTED: 4	TO DATE: 23/05/2023
	CLACCDAY	NO.OF WEEKS : 15 THEORY/PRACTICALTOPICS
WEEK	CLASSDAY	Objectives and Explain functions of operating system.
1ST	1 <sup>ST</sup>	Evolution of Operating system
	3RD	Structure of operating system
		PROCESSMANAGEMENT
	4 <sup>TH</sup>	Process concept
2ND	1ST	process control, interacting processes
	2ND	inter process messages.
	3RD	Implementation issues of Processes.
	<sub>4</sub> TH	Process scheduling
3RD	1ST	Job scheduling
	2 <sup>ND</sup>	Process synchronization
	3RD	semaphore
	<sub>4</sub> TH	Principle of concurrency
<sub>4</sub> TH	1ST	types of scheduling
	2 <sup>ND</sup>	MEMORY MANAGEMENT
		Memory allocation Techniques
	3 <sup>RD</sup>	Contiguous memory allocation
	<sub>4</sub> TH	non contiguous memory allocation
<sub>5</sub> TH	1 <sup>ST</sup>	Swapping
	2 <sup>ND</sup>	Paging
	3 <sup>RD</sup>	Segmentation,
	<sub>4</sub> TH	virtual memory using paging,
6 <sup>TH</sup>	1ST	Demand paging
	2 <sup>ND</sup>	page fault handling
	3 <sup>RD</sup>	DEVICEMANAGEMENT
	<sub>4</sub> TH	Techniques for Device Management
<sub>7</sub> TH	1 <sup>ST</sup>	Dedicated
	2 <sup>ND</sup>	shared ,virtual
	3 <sup>RD</sup>	Device allocation considerations I/O traffic control
	<sub>4</sub> TH	I/O Schedule
<sub>8</sub> TH	1 <sup>ST</sup>	I/O Device handlers.
	2 <sup>ND</sup>	SPOOLING
	3 <sup>RD</sup>	DEADLOCKS
	4 <sup>TH</sup>	Concept of deadlock

9TH	1ST	Types of deadlock
	2ND	Dead Lock Detection
	3RD	Resources allocation Graph
	4 <sup>TH</sup>	Methods of Deadlock handling
10 <sup>TH</sup>	1 <sup>ST</sup>	Recovery & Prevention
	2ND	Explain Bankers Algorithm
	3RD	Safety Algorithm .
	<sub>4</sub> TH	FILEMANAGEMENT
11 <sup>TH</sup>	<sub>1</sub> ST	File organization
	2ND	Directory & file structure
	3 <sup>RD</sup>	sharing of files
	<sub>4</sub> TH	File access methods
12 <sup>TH</sup>	1 <sup>ST</sup>	file systems
	2 <sup>ND</sup>	reliability
	3 <sup>RD</sup>	Allocation of disk space
	<sub>4</sub> TH	File protection
13 <sup>TH</sup>	1 <sup>ST</sup>	secondary storage management
	2 <sup>ND</sup>	SYSTEMPROGRAMMING
	3 <sup>RD</sup>	Concept of system programming
	<sub>4</sub> TH	and show difference from Application Complier
14 <sup>TH</sup>	1 <sup>ST</sup>	Compiler
	2 <sup>ND</sup>	Concept of compiler
•	3 <sup>RD</sup>	functions of compiler
	<sub>4</sub> TH	functions of interpreter
15 <sup>TH</sup>	1 <sup>ST</sup>	Compare compiler and interpreter
	2 <sup>ND</sup>	Seven phases of compiler
	3 <sup>RD</sup>	Seven phases of compiler
	<sub>4</sub> TH	brief description of each phase

Signature of Faculty

Marbadhi'
HOD(I/c)
CSE Dept.

DISCIPLINE: Computer Science & Engineering	SEMESTER: 4TH	NAME OF THE TEACHING FACULTY: MRS YOGESWARI MAGAR
SUBJECT: Data Communication	NO. OF DAYS/PER WEEK CLASS ALLOTTED: 4	SEMESTER DURATION: 14/02/2023 TO DATE: 23/05/2023
and Computer Network	WEEK CLASS ALLOTTED. 4	NO.OF WEEKS : 15
WEEK	CLASSDAY	THEORY/PRACTICALTOPICS
1ST	1ST	Network
	2 <sup>ND</sup>	Protocol
	3 <sup>RD</sup>	Data Communication
	4TH	Architecture
2ND	1 <sup>ST</sup>	Standards
	2ND	OSI
	3RD	TCP/IP
	<sub>4</sub> TH	Data Transmission & Media
3RD	1ST	Data transmission Concepts and Terminology
	2 <sup>ND</sup>	Analog and Digital Data transmission
	3 <sup>RD</sup>	Transmission impairments
	<sub>4</sub> TH	Channel capacity
4TH	1ST	Transmission media
	2ND	Guided Transmission
	3RD	Wireless Transmission
	4 <sup>TH</sup>	Data Encoding
5 <sup>TH</sup>	1 <sup>ST</sup>	Concept of Data Encoding
	2 <sup>ND</sup>	Digital data digital signals
	3 <sup>RD</sup>	Digital data analog signals
	<sub>4</sub> TH	Analog data digital signals
6 <sup>TH</sup>	1 <sup>ST</sup>	Analog data analog signals
	2 <sup>ND</sup>	Data Communication & Data link control
	3 <sup>RD</sup>	Asynchronous and Synchronous Transmission
	<sub>4</sub> TH	Error Detection
7 <sup>TH</sup>	1 <sup>ST</sup>	Line configuration
	2 <sup>ND</sup>	Flow Control
	3 <sup>RD</sup>	Error Control
	4 <sup>TH</sup>	Multiplexing
8TH	1ST	FDM synchronous TDM
	2 <sup>ND</sup>	Statistical TDM
	3RD	Switching &Routing
	4TH	Circuit Switching networks
9 <sup>TH</sup>	1 <sup>ST</sup>	Packet Switching principles
	2ND	X.25

	3RD	Routing in Packet switching
	<sub>4</sub> TH	Congestion
10 <sup>TH</sup>	1 <sup>ST</sup>	Effects of congestion
	2 <sup>ND</sup>	Congestion control
	3 <sup>RD</sup>	Congestion control
	<sub>4</sub> TH	Traffic Management
11 <sup>TH</sup>	1 <sup>ST</sup>	Congestion Control in Packet Switching Network
	2 <sup>ND</sup>	LAN Technology
	3 <sup>RD</sup>	Тороlоду
	<sub>4</sub> TH	Transmission Media
12 <sup>TH</sup>	1 <sup>ST</sup>	LAN protocol architecture
	2 <sup>ND</sup>	Medium Access control
	3 <sup>RD</sup>	Medium Access control
	<sub>4</sub> TH	Bridges, Hub, Switch
13 <sup>TH</sup>	1 <sup>ST</sup>	Ethernet (CSMA/CD),
	2 <sup>ND</sup>	Ethernet (CSMA/CD),
	3 <sup>RD</sup>	CSMA/CA
	<sub>4</sub> TH	Fiber Channel
14 <sup>TH</sup>	1 <sup>ST</sup>	Wireless LAN Technology
	2 <sup>ND</sup>	TCP/IP
`	3 <sup>RD</sup>	TCP/IP Protocol Suite
	<sub>4</sub> TH	Basic Protocol functions
15 <sup>TH</sup>	1 <sup>ST</sup>	Principles of Inter networking
	2 <sup>ND</sup>	Principles of Inter networking
	3 <sup>RD</sup>	Internet Protocol operations
	<sub>4</sub> TH	Internet Protocol

Signature of Faculty

Msubndhi HoD(I/c) 13/2/2023 CSE Dept.

Basic Architecture of 8085 (8 bit)Microprocessor  3RD Signal Description (Pin diagram) of 8085Microprocessor  4TH Signal Description (Pin diagram) of 8085Microprocessor  3RD 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,)  1ND Interrupts:-8085 Interrupts, Masking of Interrupt(SIM,RIM  3RD Interrupts:-8085 Interrupts, Masking of Interrupt(SIM,RIM  4TH Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  4TH Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  Addressing modes in instructions with suitable examp  Addressing modes in instructions with suitable examp  Addressing modes in instructions with suitable examp  ATH Addressing modes in instructions with suitable examp  ATH Addressing modes in instructions with suitable examp  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of8085 Simple Addition & Subtraction  Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.	DISCIPLINE: Computer Science & Engineering	SEMESTER: 4TH	NAME OF THE TEACHING FACULTY: MRS LIPIKA SANDHA
1ST 1ST Microprocessor  2ND Introduction to Microprocessor and Microcomputer & distinguish between them.  3RD Concept of Address bus, data bus, control bus & Syste Bus  4TH General Bus structure Block diagram.  2ND 1ST Basic Architecture of 8085 (8 bit)Microprocessor  3RD Signal Description (Pin diagram) of 8085Microprocessor  4TH Signal Description (Pin diagram) of 8085Microprocessor  3RD IST Register Organizations, Distinguish between SPR & GP Timing & Control Module.)  2ND Interrupts: 8085 Interrupts, Masking of Inter	SUBJECT: MICROPROCESSOR &		TO DATE: 23/05/2023
and the process of a special part of	WEEK	CLASSDAY	THEORY/PRACTICALTOPICS
distinguish between them.  3RD Concept of Address bus, data bus, control bus & Syste Bus  4TH General Bus structure Block diagram.  2ND 1ST Basic Architecture of 8085 (8 bit)Microprocessor  3RD Signal Description (Pin diagram) of 8085Microprocessor  4TH Signal Description (Pin diagram) of 8085Microprocessor  3RD Interruption (Pin diagram) of 8085Microprocessor  4TH Signal Description (Pin diagram) of 8085Microprocessor  3RD Interruption (Pin diagram) of 8085Microprocessor  4TH Signal Description (Pin diagram) of 8085Microprocessor  3RD Interruption (Pin diagram) of 8085Microprocessor  3RD Interruption (Pin diagram) of 8085Microprocessor  4TH Signal Description (Pin diagram) of 8085Microprocessor  4TH Addressing Control Module,  1NETRUPTION (Pin diagram) of 8085Microprocessor  4TH Addressing Interruption (Pin diagram) of 8085Microprocessor  4TH Addressing data & Differentiate between one-byte, two byte 8three-byte instructions with examples  4TH Addressing data & Differentiate between one-byte, two byte 8three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte 8three-byte instructions with examples  Addressing modes in instructions with suitable examp Addressing modes in instructions with sui	1ST	1 <sup>ST</sup>	
ATH General Bus structure Block diagram.  2ND 1ST Basic Architecture of 8085 (8 bit)Microprocessor  3RD Signal Description (Pin diagram) of 8085Microprocessor  4TH Signal Description (Pin diagram) of 8085Microprocessor  3RD IST Register Organizations, Distinguish between SPR & GP Timing & Control Module,)  1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,)  1ND Interrupts: 8085 Interrupts, Masking of Interrupt(SIM, RIIM)  3RD Interrupts: 8085 Interrupts, Masking of Interrupt(SIM, RIIM)  4TH Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  4TH 1ST Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing modes in instructions with suitable examp Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of 8085 Simple Addition & Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  6TH ST Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JIMP etc).  Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.		2 <sup>ND</sup>	distinguish between them.
2ND 15T Basic Architecture of 8085 (8 bit)Microprocessor 2ND 2ND Basic Architecture of 8085 (8 bit)Microprocessor 3RD Signal Description (Pin diagram) of 8085Microprocessor 4TH Signal Description (Pin diagram) of 8085Microprocessor 3RD Signal Description (Pin diagram) of 8085Microprocessor 4TH Signal Description (Pin diagram) of 8085Microprocessor 3RD 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module.)  2ND Interrupts:-8085 Interrupts, Masking of Interrupt(SIM,RIM)  3RD Interrupt(SIM,RIM)  4TH Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples Addressing modes in instructions with examples Addressing modes in instructions with suitable examp ATH Addressing modes in instructions with suitable examp ATH Addressing modes in instructions with suitable examp Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of 8085 Simple Addition & Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  6TH ST Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  5tack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.		3 <sup>RD</sup>	Bus
2 ND Basic Architecture of 8085 (8 bit)Microprocessor 3RD Signal Description (Pin diagram) of 8085Microprocessor 4TH Signal Description (Pin diagram) of 8085Microprocessor 3RD 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) 1ST Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples 1ST Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples 1ST Addressing modes in instructions with suitable examp 1ST Addressing modes in instructions with suitable examp 1ST Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control) 1ST Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control) 1ST Counters & Time delay (Single Register) 1ST Counters & Time delay (Single Register, Register Pair, More than Two Register) 1ST Counters & Time delay (Single Register, Register Pair, More than Two Register) 1ST Counters & Time delay (Single Register, Register Pair, More than Two Register) 1ST Counters & Time delay (Single Register, Register Pair, More than Two Register) 1ST Counters & Time delay (Single Register, Register Pair, More than Two Register) 1ST Memory & I/O Addressing		4 <sup>TH</sup>	
3RD Signal Description (Pin diagram) of 8085Microprocessor 4TH Signal Description (Pin diagram) of 8085Microprocessor 3RD 1ST Register Organizations, Distinguish between SPR & GP 1 Iming & Control Module,) 1 Interrupts:-8085 Interrupts, Masking of 2 Interrupts:-8085 Interrupts, Masking of 3 Interrupts:-8085 Interrupts, Masking of 4 Interrupts:-8085 Interrupts, Masking of 4 Interrupts:-8085 Interrupts, Masking of Interrupts, Masking of Interrupts:-8085 Interrupts, Masking of Interrupts, Masking of Interrupts:-8085 Interrupts, Masking of Interrupts, Masking of Interrupts, Masking of Interrupts, Masking of Interrupts:-8085 Interrupts, Masking of	2 <sup>ND</sup>	1ST	Basic Architecture of 8085 (8 bit)Microprocessor
ATH Signal Description (Pin diagram) of 8085Microprocessor Register Organizations, Distinguish between SPR & GP Timing & Control Module,)  2ND Interrupts: 8085 Interrupts, Masking of Interrupt(SIM,RIM)  3RD Interrupt(SIM,RIM)  4TH Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  4TH 1ST Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing modes in instructions with suitable examp Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  2ND Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of 8085 Simple Addition & Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.		2 <sup>ND</sup>	Basic Architecture of 8085 (8 bit)Microprocessor
3RD 1ST Register Organizations, Distinguish between SPR & GP Timing & Control Module,) Interrupts: 8085 Interrupts, Masking of Interrupt(SIM,RIM)  3RD Interrupt(SIM,RIM)  4TH Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  4TH 1ST Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  2ND Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte & three-byte instructions with examples  Addressing modes in instructions with examples  Addressing modes in instructions with suitable examples  Addressing modes in instructions with suitable examples  Addressing modes in instructions with suitable examples  ATH Addressing modes in instructions with suitable examples  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of 8085  Simple Addition & Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.		3RD	Signal Description (Pin diagram) of 8085Microprocessor
Timing & Control Module,)  2ND Interrupts:-8085 Interrupts, Masking of Interrupt(SIM,RIM  3RD Interrupts:-8085 Interrupts, Masking of Interrupt(SIM,RIM  4TH Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  4TH 2ST Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  Addressing modes in instructions with suitable examp  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Addition & Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  7TH 1ST Memory & I/O Addressing		3	Signal Description (Pin diagram) of 8085Microprocessor
Interrupt(SIM,RIM  3RD Interrupts: 8085 Interrupts, Masking of Interrupt(SIM,RIM)  4TH Addressing data & Differentiate between one-byte, two byte &three-byte instructions with examples Addressing data & Differentiate between one-byte, two byte &three-byte instructions with examples Addressing data & Differentiate between one-byte, two byte &three-byte instructions with examples Addressing modes in instructions with suitable examp ATH Addressing modes in instructions with suitable examp Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control) Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control) Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control) Simple Assembly Language Programming of 8085 Simple Addition & Subtraction Logic Operations (AND, OR, Complement 1's & 2's) & Masking of Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.	3 <sup>RD</sup>	1ST	Register Organizations, Distinguish between SPR & GPR, Timing & Control Module,)
Interrupt(SIM,RIM  4TH Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  4TH 1ST Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  2ND Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  Addressing modes in instructions with suitable examp  4TH Addressing modes in instructions with suitable examp  5TH 1ST Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of8085  Simple Addition &Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  6TH 1ST Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack &Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.		2 <sup>ND</sup>	
byte &three-byte instructions with examples  ATH  1ST  Addressing data & Differentiate between one-byte, two byte &three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte &three-byte instructions with examples  Addressing data & Differentiate between one-byte, two byte &three-byte instructions with examples  Addressing modes in instructions with suitable examp  ATH  Addressing modes in instructions with suitable examp  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Simple Assembly Language Programming of8085  Simple Addition &Subtraction  4TH  Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  Looping, Counting & Indexing (Call/JMP etc).  Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  Memory & I/O Addressing		3 <sup>RD</sup>	Interrupt(SIM,RIM
byte &three-byte instructions with examples  Addressing data & Differentiate between one-byte, tw byte &three-byte instructions with examples  Addressing modes in instructions with suitable examp  Addressing modes in instructions with suitable examp  Addressing modes in instructions with suitable examp  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  Instruction Set of 8085(		<sub>4</sub> TH	byte &three-byte instructions with examples
byte &three-byte instructions with examples  Addressing modes in instructions with suitable examp  ATH Addressing modes in instructions with suitable examp  5TH 1ST Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  2ND Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of 8085  Simple Addition & Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  7TH 1ST Memory & I/O Addressing	<sub>4</sub> TH	1 <sup>ST</sup>	byte &three-byte instructions with examples
ATH Addressing modes in instructions with suitable examp  5TH 1ST Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  2ND Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of8085 Simple Addition & Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  7TH 1ST Memory & I/O Addressing		<sub>2</sub> ND	byte &three-byte instructions with examples
STH  1ST  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  2ND  Instruction Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Control)  3RD  Simple Assembly Language Programming of 8085 Simple Addition & Subtraction  4TH  Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND  Looping, Counting & Indexing (Call/JMP etc).  Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  7TH  1ST  Memory & I/O Addressing		3RD	Addressing modes in instructions with suitable examples
Logical, Branching, Stack& I/O, Machine Control)    2ND		<sub>4</sub> TH	Addressing modes in instructions with suitable examples
Logical, Branching, Stack& I/O, Machine Control)  3RD Simple Assembly Language Programming of8085 Simple Addition &Subtraction Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack &Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  Memory & I/O Addressing	<sub>5</sub> TH	1 <sup>ST</sup>	
Simple Addition &Subtraction  4TH Logic Operations (AND, OR, Complement 1's & 2's) & Masking of  6TH 1ST Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack &Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  7TH 1ST Memory & I/O Addressing		2 <sup>ND</sup>	
Masking of  Counters & Time delay (Single Register, Register Pair, More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  7TH 1ST Memory & I/O Addressing		3 <sup>RD</sup>	
More than Two Register)  2ND Looping, Counting & Indexing (Call/JMP etc).  3RD Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  7TH 1ST Memory & I/O Addressing		<sub>4</sub> TH	
Stack & Subroutines programs, Code conversion, BCD Arithmetic & 16 Bit data Operation, Block Transfer.  Memory & I/O Addressing	6 <sup>TH</sup>	1 <sup>ST</sup>	More than Two Register)
Arithmetic & 16 Bit data Operation, Block Transfer.  7TH 1ST Memory & I/O Addressing		2 <sup>ND</sup>	Looping, Counting & Indexing (Call/JMP etc).
/			
	<sub>7</sub> TH	1ST	
DIAD LIMINAGE CONTAINS		2ND	TIMINGDIAGRAMS

		Define op code, operand, T-State, Fetch cycle, Machin
		Define op code, operand, T-State, Fetch cycle, Machin Cycle, Instruction cycle& discuss the concept of timing
		Define of or personal property of the instruction cycle& discussion of the instruction
	3RD	Cycle, Instruction cycle & diagram.  diagram.  Draw timing diagram for memory read, memory write cycle.
		diagram.
		Draw timing diagram for MOSS  I/O read, I/O write machine cycle.  I/O read, I/O write machine cycle.  Draw a neat sketch for the timing diagram for 8085  Draw a neat sketch for the timing diagram for 8085
	<sub>4</sub> TH	1/O read, 1/0 tests for the timing diag.
		Draw a neat sketch for the timing instruction (MOV, MVI, LDA instruction).  Draw a neat sketch for the timing diagram for 8085  Draw a neat sketch for the timing diagram for 8085
	1ST	instruction(11)
8 <sup>TH</sup>		
	<sub>2</sub> ND	Draw a neat sketch for the times  Instruction (MOV, MVI, LDA instruction).  Microprocessor Based System Development Aids  Microprocessor Based System Development Aids
	2	Microprocessor
	3 <sup>RD</sup>	Concept of interfacing  Define Mapping & Data transfer mechanisms -
	3	a Gra Manning & Data trans
		Define Mapping & I/O Mapping  Memory mapping & I/O Mapping  Memory Interfacing:- Interfacing EPROM &
	<sub>4</sub> TH	Memory mapping & I/O Mapping  Concept of Memory Interfacing:- Interfacing EPROM &
	4	Concept of Wernery
		RAM Memories  Chaldress decoding for I/O devices
	ст	RAM Memories  Concept of Address decoding for I/O devices  Programmable Peripheral Interface:8255  Programmable Hearfacing
9 <sup>TH</sup>	1 <sup>ST</sup>	programmable Peripheral Marian
	ND	
	2 <sup>ND</sup>	Draw a neat sketch for the timing diagram for 8085
	3 <sup>RD</sup>	: twistion(M())/ MVIVILDA IIIs
		Interfacing Seven Segment Displays
	<sub>4</sub> TH	-ILlings OfX/55
	1 <sup>ST</sup>	Generate square waves on all lines of objective Design Interface a traffic light control system using 825
10 <sup>TH</sup>	13.	Design Interface a traffic light control system  Microprocessor (Architecture and Programming-16 bit
	2ND	Microprocessor (Architecture and 1118
	2145	8086)
	3 <sup>RD</sup>	Register Organization of 8086
	3110	Internal architecture of 8086
	<sub>4</sub> TH	Signal Description of 8086
	4 * * *	General Bus Operation & Physical Memory Organization
	1 <sup>ST</sup>	Minimum Mode& Timings, Maximum Mode& Timings
.1 <sup>TH</sup>		Interrupts and Interrupt Service Routines, Interrupt
	<sub>2</sub> ND	Cycle.
		Non-Maskable Interrupt, Maskable Interrupt
	3 <sup>RD</sup>	8086 Instruction Set & Programming: Addressing
	<sub>4</sub> TH	Modes, Instruction Set, Assembler Directives and
	<u></u>	
		Operators Addressing
TU	1ST	8086 Instruction Set & Programming: Addressing
2 <sup>TH</sup>	1	Modes, Instruction Set, Assembler Directives and
		Operators
	2 <sup>ND</sup>	Simple Assembly language programming using
	2	8086instructions.
	3 <sup>RD</sup>	Simple Assembly language programming using
	3	8086instructions.
	TU	Distinguish between Microprocessor & Microcontroller
	4 <sup>TH</sup>	8 bit & 16 bit microcontroller
TU	СТ	CISC & RISC processor
<sub>3</sub> TH	1 <sup>ST</sup>	Architecture of 8051 Microcontroller
		Signal Descriptionof8051Microcontrollers
	2 <sup>ND</sup>	
		Memory Organization-RAM structure, SFR
	<sub>4</sub> TH	Simple 8051 Assembly Language Programming
		Arithmetic& Logic Instructions , JUMP, LOOP, CALL

		Instructions, I/O Port Programming
	2ND	Simple 8051 Assembly Language Programming
		Arithmetic& Logic Instructions , JUMP, LOOP, CALL
1		Instructions, I/O Port Programming
	3 <sup>RD</sup>	Interrupts
	<sub>4</sub> TH	Timer &Counters
15 <sup>TH</sup> 1 <sup>ST</sup> 2 <sup>ND</sup> 3 <sup>RD</sup>	1ST	Timer &Counters
	2ND	Serial Communication
	3RD	Microcontroller Interrupts and Interfacing to8255
	∆TH	Microcontroller Interrupts and Interfacing to8255

Signature of Faculty

Mubudhi
13/2/2023
HOD(1/c)
CSE Dept.

DISCIPLINE: Computer Science & Engineering	SEMESTER: 4TH	NAME OF THE TEACHING FACULTY: MRS MOUSUMI SUBUDHI
SUBJECT:	NO. OF DAYS/PER	SEMESTER DURATION: 14/02/2023
DATABASE	WEEK CLASS ALLOTTED: 4	TO DATE: 23/05/2023
MANAGEMENT SYSTEM		NO.OF WEEKS: 15
WEEK	CLASSDAY	THEORY/PRACTICALTOPICS
1 <sup>ST</sup>	1 <sup>ST</sup>	BASIC CONCPETS OFDBMS
	2ND	Purpose of database Systems  Explain Data abstraction
	3RD	Data base users
	4TH	Data definition language
<sub>2</sub> ND	<u> </u>	Data Dictionary
2110	1 <sup>ST</sup>	
	2ND	Data independence
	3 <sup>RD</sup>	Entity relationship models
	4 <sup>TH</sup>	Entity sets and Relationship sets
3 <sup>RD</sup>	1 <sup>ST</sup>	Explain Attributes
	2ND	Mapping constraints E-R Diagram
	3RD	E-R Diagram
	4TH	Relational model
TH	1ST	Hierarchical model
4'''	2ND	Network model
	-	RELATIONALDATABASE
	3 <sup>RD</sup>	Introduction
	<sub>4</sub> TH	Relation alalgebra
5 <sup>TH</sup>	1ST	Different operators select, project, join , simple Examples
	2ND	Different operators select, project, join , simple
	Z	Examples
	3 <sup>RD</sup>	Different operators select, project, join, simple
	⊿TH	Examples NORMALIZATION IN RELATIONALSYSTEM
	4'''	Introduction
6 <sup>TH</sup>	1ST	Functional Dependencies
	<sub>2</sub> ND	Functional Dependencies
	3 <sup>RD</sup>	Lossless join
	<sub>4</sub> TH	Importance of normalization
7 <sup>TH</sup>	1ST	Compare First second and third normal forms
	2ND	Compare First second and third normal forms
	3RD	Compare First second and third normal forms
	4TH	Explain BCNF
8 <sup>TH</sup>	1ST	Explain BCNF
_	2 <sup>ND</sup>	STRUCTURED QUERYLANGUAGE
	700	Introduction
	3 <sup>RD</sup>	Elementary idea of Query language

	<sub>4</sub> TH	Queries in SQL
9 <sup>TH</sup>	1 <sup>ST</sup>	Queries in SQL
	2 <sup>ND</sup>	Simple queries to create, update, insert in SQL
	3 <sup>RD</sup>	Simple queries to create, update, insert in SQL
	<sub>4</sub> TH	Simple queries to create, update, insert in SQL
	2 <sup>ND</sup>	Simple queries to create, update, insert in SQL
	3 <sup>RD</sup>	TRANSACTION PROCESSINGCONCEPTS Introduction
	<sub>4</sub> TH	Idea about transaction processing
11 <sup>TH</sup>	1 <sup>ST</sup>	Transaction & system concept
	2 <sup>ND</sup>	Transaction & system concept
	3 <sup>RD</sup>	Desirable properties of transaction
	<sub>4</sub> TH	Desirable properties of transaction
12 <sup>TH</sup>	1 <sup>ST</sup>	Schedules and recoverability
	2 <sup>ND</sup>	Schedules and recoverability
	3RD	CONCURRENCY CONTROLCONCEPTS
	<sub>4</sub> TH	Basic concepts
13 <sup>TH</sup>	1ST	Locks, Live Lock, Dead Lock,
	2 <sup>ND</sup>	Locks, Live Lock, Dead Lock,
	3 <sup>RD</sup>	Locks, Live Lock, Dead Lock,
	<sub>4</sub> TH	Locks, Live Lock, Dead Lock,
14 <sup>TH</sup>	<sub>1</sub> ST	Serializability
	2ND	SECURITY ANDINTEGRITY
	3 <sup>RD</sup>	Authorization and views
	<sub>4</sub> TH	Authorization and views
15 <sup>TH</sup>	1ST	Security constraints
	<sub>2</sub> ND	Security constraints
	3 <sup>RD</sup>	Integrity Constraints
	<sub>4</sub> TH	Discuss Encryption

Mlubudhi Signature of Faculty Manbrothing 13/2/2023
HoD(1/c)
CSE Dept